Because of its high intrinsic electron mobility, mechanical strength, optical transmission, and thermal conductivity, the envisioned uses of graphene have grown rapidly since its successful exfoliation just over a decade ago. [1] [2] [3] In particular, graphene has been explored for use in electronic devices fabricated on not only silicon but also flexible substrates due to the unprecedented electronic properties and mechanical flexibility of the two-dimensional (2D) material. 4 While the thermal management of silicon nanoelectronic devices has remained a significant challenge due to the high power density and high operating temperature, 5, 6 similar challenges have emerged for graphene electronic devices. For example, thermomechanical failures have already been observed in flexible graphene electronic devices due to the low thermal conductivities and glass transition temperatures of most flexible substrates. 4, 7, 8 In addition, physical defects such as rips, tears, and wrinkles are often introduced during the fabrication of these devices and can potentially result in local hot spots during operation. [9] [10] [11] [12] Such hot spots in turn can significantly degrade their performance and reliability. The high basal plane thermal conductivity of graphene has been explored to address this and other challenges in thermal management. 13, 14 However, it remains elusive whether the high basal plane thermal conductivity of graphene can lead to an added benefit of enhanced heat removal and reduced peak temperatures during operation despite its atomic scale thickness. 7 Because of the high surface to volume ratio of graphene, it is unclear whether the hot spot temperature is more sensitive to the thermal interface conductance (G) between the 2D atomic layer and the substrate than to the in-plane thermal conductivity (j). 7, 15 In this work, we employ electrostatic force microscopy (EFM) and scanning thermal microscopy (SThM) techniques to identify defects in a graphene electronic device and analyze their effect on thermal performance with nanoscale resolution. A numerical electro-thermal analysis is further employed to correlate the measured hot spot temperature with the basalplane thermal conductivity and the interface thermal conductance of graphene. The results show that a high j value of graphene can effectively reduce the hot spot temperature, while the interface thermal resistance does not present a bottleneck in thermal dissipation for the measured graphene device fabricated on the 300-nm-thick SiO 2 dielectric of a silicon wafer. This finding is explained with the use of an analytical model, which reveals that the hot spot temperature can be decreased effectively by increasing G when G is not much larger than the cross-plane thermal conductance of the underlying dielectric layer and substrate, and by increasing j when the heat spreading length is not much smaller than the localized heat generation spot size near the defect.
Figures 1(a)-1(d) show the atomic force microscopy (AFM), SThM, and EFM measurement results of a graphene device. The device is comprised of a 12.6 Â 10 lm 2 graphene channel contacted by Cr/Pd electrodes, as illustrated in the schematic of Fig. 1(e) . Graphene was grown at 1000 C for 40 min on a copper foil by low-pressure chemical vapor deposition (LPCVD) at 1.3 Torr pressure with the use of CH 4 as the carbon feedstock. The large area graphene was a)
Author to whom correspondence should be addressed. Electronic mail: lishi@mail.utexas.edu transferred to a Si substrate with a 300-nm-thick SiO 2 layer via a sacrificial polymethylmethacrylate (PMMA) transfer layer. The final rectangular graphene channel was then patterned by electron-beam lithography (EBL) and oxygen plasma etching. Electrodes and contacts were patterned by a second EBL step followed by evaporation of Cr (5 nm) and Pd (50 nm). The final device was annealed for 5 h at 500 C in an inert argon ambient to decrease the PMMA residue on the graphene surface.
High-resolution surface temperature mapping was performed using a SThM probe consisting of a SiO 2 tip and a SiN x cantilever. 16 A Pt-Cr thermocouple junction was fabricated on the tip with a final nominal radius of about 50 nm. Under ambient measurement conditions, conduction from the sample to the cantilever through air creates a non-local signal. This parasitic effect of the air was removed by a double scan technique reported in recent years. 8, [17] [18] [19] During the first scan, the SThM tip profiles the surface in contact mode to obtain the sample topography and thermovoltage produced by the tip. In a second scan of the same line, the thermovoltage is recorded while the tip is lifted to a set height above the sample and traced along the stored topographic profile of the first pass. This non-contact thermal signal consists mostly of the component of conduction through the air gap. A 100 nm lift was used in this work. The sample temperature is related to the contact and lift measurement results according to
where DT s is the surface temperature rise of the sample and DV CL is the difference in the thermovoltage values measured during the contact and lift modes. 19 The factor b is directly related to the thermal contact resistance between the tip and sample surface and can be experimentally determined through calibration as described in prior reports. 8, 19 Figure 1(b) shows the measured temperature distribution on the graphene device when a 14 kW cm À2 dissipated power density was applied. For operating tear-free graphene devices measured in prior works, 8, 19 the measured temperature profiles were smooth and diffuse within the channel, where a relatively large hot spot can exist because of non-uniformity in the local charge carrier density due to the variation in the gate field along the channel. Figure 1(b) , in comparison, clearly shows a confined hot spot that is irregular in shape and concentrated in a very localized area. In addition, Figure 2 shows the experimental thermal profile through the center of the hot spot. The peak temperature rise was determined to be DT max ¼ 160 6 40 K, which is more than one order of magnitude larger than for a defect-free graphene channel with a similar power density dissipation. 19 To further examine the underlying cause of the observed hot spot in the graphene device, an EFM scan over the same channel was performed. The EFM probe (SCM-PIT, Bruker AFM Probes) consists of a Si tip on a Si cantilever. Electrical connectivity from the cantilever mount to the tip apex was established through a platinum-iridium coating. In a procedure similar to the non-contact SThM, EFM scans were performed in a lift mode to remove the topographical artifacts. An optimal lift height was determined by incrementally retracting the tip from the surface until the contact and lift scans showed a minimal correlation. of continuous graphene is coincident with and geometrically similar to the imaged hot spot, indicating the relation between the two.
The SThM and EFM results suggest the presence of a defect tear in the graphene, which creates the micro constriction in the channel. After the initial thermal and EFM scans were completed, the graphene channel was electrically broken by a large electrostatic discharge (ESD) current. Following this ESD, no current was observed upon application of a voltage bias to the channel. Figure 1(d) shows a potential discontinuity spanning the entire channel, confirming the breakage of graphene.
To better understand the experimental results, we have carried out a coupled electro-thermal transport simulation of the device. The geometry of the device, channel, and defect were reproduced in a numerical simulation through COMSOL Multiphysics with coupled electric and thermal transport equations. While the resistivity of electrically biased graphene has been shown to vary within the same channel, the resistance created by the experimentally observed narrow constriction is expected to be much larger than the variation due to the asymmetric distribution of charge carriers. 19 As such, an average graphene resistivity was specified to match the current resulting from the experimentally applied potential. Constant room temperature boundary conditions were specified on all lateral surfaces and the backside Si in the simulation domain. The thickness (t SiO 2 ) and thermal conductivity (j ox ) of the SiO 2 film under the graphene were taken to be 300 nm and 1.4 W m À1 K À1 , respectively. The thermal conductivity of the Cr/Pd line was calculated using the Wiedmann-Franz law and the measured four-probe electrical resistivity of the line. 19 Using the basal-plane thermal conductivity and interface thermal conductance values of j ¼ 600 W m À1 K À1 and of G ¼ 9:0 Â 10 7 W m À 2 K À1 reported in the literature for supported graphene, 20, 22 the simulation predicts a DT max ¼ 180 K, which is within the uncertainty of the experimental results. This calculated profile is plotted with the experimental data in Fig. 2 . The agreement suggests that the measured temperature rise can be explained with the literature j and G values.
Much attention has been devoted to developing fabrication processes and identifying suitable support materials to achieve graphene basal plane thermal conductivities near its theoretical limit via reduction of defect and substrate scattering of phonons. However, it is unclear whether the atomic thinness of graphene limits its ability to conduct heat in the basal plane such that interfacial thermal transport is dominant compared to lateral heat spreading. 7 It has been proposed that the interfacial thermal conductance between graphene and substrate could become the bottleneck in heat dissipation. 15 A detailed analysis to examine the impacts of these two thermal properties on the hot spot temperature on graphene electronic devices would be useful.
Therefore, an extended numerical study of the effect of thermal conductivity and interfacial thermal conductance was performed. The calculated maximum temperature rise is plotted as a function of j in Fig. 3(a) for increasing values of interfacial thermal conductance. Similarly, the inset shows the predicted maximum temperature rise as a function of G for increasing values of j. Several important conclusions can be drawn from Fig. 3(a) . The maximum hot spot temperature is very sensitive to the thermal interface conductance when G is low, and insensitive when the conductance is high. For any given j, the gradient only produces a 0.8 K reduction in maximum temperature. This behavior can be seen more clearly in the inset of Fig.  3(a) , where the effect of increasing G on DT max quickly saturates, regardless of the graphene thermal conductivity. In contrast to the interfacial conductance, reductions in DT max do not saturate appreciably with increasing thermal conductivities. Within the range 300 < j < 1200 W m À1 K À1 , a maximum drop of DT max from 565 K to 525 K can be attained for an interface conductance of 1 Â 10 7 W m À2 K À1 . Interestingly, increasing or decreasing G has a relatively little effect on these results. For example, for the same range of j, but with an order of magnitude of larger interfacial conductance, a 20 K drop in DT max is still observed.
These observed sensitivities of the hot spot maximum temperature to j and G can be better understood with the use of the following simplified heat diffusion equation for the graphene channel in cylindrical coordinates, where the dependence on the azimuthal angle has been ignored
where r is the radial distance from the center of the hot spot, t ¼ 0.335 nm is the thickness of graphene, _ q 000 is volumetric heating in W m
À3
, and h is the vertical heat transfer coefficient between graphene and the underlying silicon heat sink and is calculated as
where
is the vertical thermal conductance per unit area of the oxide layer. The volumetric heating term represents the joule heat concentrated around the defect and is approximated as a Gaussian distribution,
where r o is a characteristic width of the localized heating spot. A value for r o of 1.75 lm was obtained from the numerical simulation according to a fit of the J 2 profile, where J is the simulated current density. The constant q 0 is obtained from the fit such that the total generated Joule heat is identical to that considered in the simulation. Equation (2) can be solved to obtain the temperature rise as a function of the non-dimensional term z r=l, where l ¼ jt=h ð Þ 1 2 represents a heat spreading length, according to
In this solution, I o and K o are the zeroth-order modified Bessel functions of the first and second kind, respectively.
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The particular solution is of the form
where z 0 r 0 =l. When subjected to the boundary conditions of a vanishing gradient at r ¼ 0 and lim r!1 TðrÞ ¼ T 1 , which exhibits a similar dependence on G and j as the numerical results, as shown by the open symbols in Fig. 3(a) 23 or other means results in an increase of the G=G ox ratio from about 0.14 to 1.4. This large increase helps to reduce DT max by nearly one order of magnitude, provided that the electron mobility of graphene is not reduced, and is shown in Fig. 3(b) .
In addition, the analytical model shows that DT max decreases with a decrease in z 0 ¼ r 0 /l. the heat spreading length l ¼ jt=h ð Þ 1 2 increases from 155 nm to 490 nm causing z 0 to decrease from 11 to 3.6. This increased l value is still smaller than the 6 lm lateral size of the graphene channel, so that the heat generated at the defect is not effectively spread to the metal electrodes. However, the l value becomes appreciable relative to the localized heat generation spot size r 0 of 1750 nm. The hot spot is therefore spread to a larger dimension laterally than r 0 . Consequently, the effective area for vertical heat transfer from the hot spot through the oxide to the Si heat sink is increased, reducing DT max for the same localized heating profile. This trend is shown in the inset of Fig. 3(b) . In contrast, when the oxide thickness is reduced to 10 nm, the heat spreading length is reduced to 57 nm and 179 nm for j values of 300 to 3000 W m À1 K À1 , respectively. This length range is about one order of magnitude smaller than r 0 and corresponds to z 0 in the range between 30 and 9.8. As such, the relative increase in the hot spot area due to heat spreading is small. Increasing j is therefore relatively ineffective for reducing DT max for the thin dielectric case, as illustrated in the inset of Fig. 3(b) .
These SThM and EFM measurement results have revealed localized hot spots around a defect introduced in the transfer process of a CVD grown graphene channel onto a SiO 2 /Si substrate. The numerical electro-thermal model is able to explain the measurement results based on reported thermal conductivity and thermal interface conductance values of supported graphene. The analytical model further clarifies that increasing the thermal interface conductance G from the level of 4 Â 10 7 W m À2 K
À1
, as measured for non-functionalized graphene, is effective in reducing the hot spot temperature for devices made with a sub-10 nm gate dielectric on a high thermal conductivity substrate. However, when the cross-plane thermal conductance G ox of the gate dielectric is less than about 5G, as is the case for devices made with a relatively thick gate dielectric or on a low-thermal conductivity polymeric substrate, increasing G via surface functionalization of graphene is ineffective. Furthermore, such functionalization can be counterproductive if the basal-plane thermal conductivity is reduced as a consequence of the functionalization process. In comparison, for a graphene device made on a 300 nm SiO 2 dielectric layer, increasing the graphene basal plane thermal conductivity from 300 W m À1 K À1 toward 3000 W m À1 K À1 can considerably increase the heat spreading length l compared to a micron-scale localized heat generation spot size, r 0 , around a defect. This effect acts to increase the area for vertical heat transfer through the gate dielectric thereby reducing the peak temperature. This mechanism is effective even when lateral heat spreading from the hot spot to the metal electrodes is inefficient, i.e., when the lateral size of the graphene channel is much larger than l. However, the effect of increasing thermal conductivity becomes ineffective when l becomes considerably smaller than r 0 , such as in a device made with a sub-10 nm gate dielectric on a high-thermal conductivity substrate. These results suggest that the hot spot temperature is sensitive to varying G and j when the G/G ox ratio and the r 0 /l ratio are below about 5, respectively.
